Probing multiple signals on the fine-pitch pins of high-speed ICs has become a nightmare for logic-analyzer users. The geometries are nearly impossible to deal with, and, as clock rates skyrocket, ...